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The SPADIC chip has been developed for the readout
of the CBM TRD. The latest version SPADIC 1.0 has 32
channels on an area of 5 × 5mm2. The chip is fully
functional and has been extensively tested in 2013.
Figure 1: SPADIC1.0 chip bonded to readout PCB.
Chip Description
SPADIC 1.0 contains 32 identical channels on a die of
5 × 5mm2 size. It is fabricated in the 180 nm technol-
ogy from UMC. The digital part uses custom made mixed
mode standard cells and 44 SRAM blocks for data buffer-
ing. Each channel contains
• A charge amplifier / first order shaper (τ = 80 ns) for
positive input pulses with a noise of ≈ 800 e at Cin =
30 pF. This part consumes ≈ 5mW. In addition an
experimental frontend for negative pulses is available.
• A 25MHz, 4.8mW pipeline ADC with 9 bit output
and an ENOB of > 8 Bit.
• A fully programmable digital IIR filter with 4 first or-
der stages (16 bit processing, 6 bit coefficients).
• A sophisticated hit detection logic with differential
threshold option for double hit detection and forced
’neighbor’ trigger from channels on the same chip or
even from different chips.
• A unit to pick an arbitrary set of amplitude samples
from each pulse.
• A time ordered derandomization FIFO.
• Various error detection and recovery features (mainly
for full buffers).
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The data link backend implements for the first time the
CBMNet protocol on an ASIC. It sends out the agglom-
erated hit data in a compact data format over two serial
LVDS links running at up to 500 Mbps. In order to simplify
system design as much as possible, SPADIC 1.0 contains
all further required infrastructure (current reference, bias
DACs, monitoring busses, test pulse injectors) required to
operate the chips with a minimum of external components
and signals. For simplified assembly of detector readout
modules, some chips have been packaged in QFP176 car-
riers of 26× 26mm2 size.
Test Environment
The chip is bonded to an adapter board (Fig. 1) which
is connected to a custom FPGA board holding a CBM net
receiver firmware. The FPGA is accessed through USB2.0
using multi threaded Linux applications allowing for con-
figuration of all chip settings, injections and data readout.
Figure 2: Samples sent out for a pulse using selection mask.
Results
All features of the chip have been operated successfully.
Only few minor bugs have been identified which do not
prevent chip operation on detectors. As just one example,
Fig. 2 shows how interesting samples in one pulse can be
picked using a freely programmable mask.
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